Difference between revisions of "AXIOM Beta support for the AXIOM nMigen gateware"
| Line 1: | Line 1: | ||
== Project Summary == | == Project Summary == | ||
nMigen is an HDL toolkit implemented in the Python programming language. By using nMigen instead of traditional HDLs like Verilog or VHDL, gateware can be developed in less time, with less bugs, and with extremely powerful abstractions that enable code clarity and conciseness. apertus° has already developed a prototype nMigen gateware for the AXIOM Micro camera, but wishes to extend it to support the sensor, FPGA, and HDMI interface of the AXIOM Beta. This work will develop in nMigen and demonstrate on real hardware an end-to-end imaging prototype for the AXIOM Beta: sensor control over SPI, sensor readout PHY from LVDS, pixel remapper based on existing implementation, 4K to Full HD downscaling debayerization, and final image output to HDMI. | |||
'''Google Summer of Code 2021 project.''' | '''Google Summer of Code 2021 project.''' | ||
'''Mentored by: Robin Heinemann | '''Mentored by: Herbert Poetzl (@Bertl) and Robin Heinemann (@vup)''' | ||
'''Student: | '''Student: Thomas Watson (tpw_rules)''' | ||
---- | ---- | ||
| Line 12: | Line 12: | ||
== Important URLs == | == Important URLs == | ||
- [https://lab.apertus.org/ | - [https://lab.apertus.org/T1220 Lab Task] | ||
- [https://summerofcode.withgoogle.com/projects/# | - [https://summerofcode.withgoogle.com/projects/#5580186982023168 Project Page] | ||
- [https://github.com/apertus-open-source-cinema/ | - [https://github.com/apertus-open-source-cinema/naps Source Code (see final report for details)] | ||
- [https:// | - [https://docs.google.com/document/d/1g71gQQT8r-f6nF0XmiVl28IZP8FuAcJjhjtli2mXkRc/edit?usp=sharing Project Proposal] | ||
- [https://docs.google.com/document/d/1VDNTkMBpdms74Q-u9cZKhZ1DZf085TxeVl3GEkLq6iA/edit?usp=sharing Final Project Report] | |||
Latest revision as of 14:31, 27 August 2021
1 Project Summary
nMigen is an HDL toolkit implemented in the Python programming language. By using nMigen instead of traditional HDLs like Verilog or VHDL, gateware can be developed in less time, with less bugs, and with extremely powerful abstractions that enable code clarity and conciseness. apertus° has already developed a prototype nMigen gateware for the AXIOM Micro camera, but wishes to extend it to support the sensor, FPGA, and HDMI interface of the AXIOM Beta. This work will develop in nMigen and demonstrate on real hardware an end-to-end imaging prototype for the AXIOM Beta: sensor control over SPI, sensor readout PHY from LVDS, pixel remapper based on existing implementation, 4K to Full HD downscaling debayerization, and final image output to HDMI.
Google Summer of Code 2021 project.
Mentored by: Herbert Poetzl (@Bertl) and Robin Heinemann (@vup)
Student: Thomas Watson (tpw_rules)
2 Important URLs
- Lab Task