Difference between revisions of "CMV12000 Register Blocks"
Line 8: | Line 8: | ||
| 0x600xxxxx | | 0x600xxxxx | ||
| CMV SPI register mapping | | CMV SPI register mapping | ||
|- | |- style="background-color: #C0C0C0" | ||
| 0x601xxxxx | | 0x601xxxxx | ||
| Capture Control/Address Gen. | | Capture Control/Address Gen. | ||
Line 14: | Line 14: | ||
| 0x602xxxxx | | 0x602xxxxx | ||
| LVDS input delay registers | | LVDS input delay registers | ||
|- | |- style="background-color: #C0C0C0" | ||
| 0x603xxxxx | | 0x603xxxxx | ||
| RCN noise correction LUTs | | RCN noise correction LUTs | ||
Line 20: | Line 20: | ||
| 0x604xxxxx | | 0x604xxxxx | ||
| CMV/AXI PLL dynalic reconf (disabled) | | CMV/AXI PLL dynalic reconf (disabled) | ||
|- | |- style="background-color: #C0C0C0" | ||
|0x605xxxxx | |0x605xxxxx | ||
|Linearization LUTs | |Linearization LUTs | ||
Line 35: | Line 35: | ||
| 0x800xxxxx | | 0x800xxxxx | ||
| Display Scan Generator | | Display Scan Generator | ||
|- | |- style="background-color: #C0C0C0" | ||
| 0x801xxxxx | | 0x801xxxxx | ||
| Display Control/Address Gen. | | Display Control/Address Gen. | ||
Line 41: | Line 41: | ||
| 0x802xxxxx | | 0x802xxxxx | ||
| Component Matrix 4x4 | | Component Matrix 4x4 | ||
|- | |- style="background-color: #C0C0C0" | ||
| 0x803xxxxx | | 0x803xxxxx | ||
| Gamma Correction LUTs | | Gamma Correction LUTs | ||
Line 47: | Line 47: | ||
| 0x804xxxxx | | 0x804xxxxx | ||
| HDMI PLL dynamic reconf | | HDMI PLL dynamic reconf | ||
|- | |- style="background-color: #C0C0C0" | ||
| 0x805xxxxx | | 0x805xxxxx | ||
| Illumination Control (testing) | | Illumination Control (testing) | ||
Line 66: | Line 66: | ||
| [15:0] | | [15:0] | ||
| CMV Register 0 | | CMV Register 0 | ||
|- | |- style="background-color: #C0C0C0" | ||
| 0x60000004 | | 0x60000004 | ||
| RW | | RW | ||
Line 76: | Line 76: | ||
| ...... | | ...... | ||
| .............. | | .............. | ||
|- | |- style="background-color: #C0C0C0" | ||
| 0x600001F8 | | 0x600001F8 | ||
| RW | | RW |
Revision as of 01:04, 14 March 2014
Sensor Pipeline
Address | Description |
---|---|
0x600xxxxx | CMV SPI register mapping |
0x601xxxxx | Capture Control/Address Gen. |
0x602xxxxx | LVDS input delay registers |
0x603xxxxx | RCN noise correction LUTs |
0x604xxxxx | CMV/AXI PLL dynalic reconf (disabled) |
0x605xxxxx | Linearization LUTs |
Display Pipeline
Address | Description |
---|---|
0x800xxxxx | Display Scan Generator |
0x801xxxxx | Display Control/Address Gen. |
0x802xxxxx | Component Matrix 4x4 |
0x803xxxxx | Gamma Correction LUTs |
0x804xxxxx | HDMI PLL dynamic reconf |
0x805xxxxx | Illumination Control (testing) |
0x600xxxxx CMV SPI Register Mapping
Address | Type | Bits | Description |
---|---|---|---|
0x60000000 | RW | [15:0] | CMV Register 0 |
0x60000004 | RW | [15:0] | CMV Register 1 |
.......... | ...... | .............. | |
0x600001F8 | RW | [15:0] | CMV Register 126 |
0x600001FC | RO | [15:0] | CMV Register 127 |
0x601xxxxx Capture Control/Address Gen. (Read Only Data)
Address | Type | Bits | Default Value | Capture Control / Address Gen. |
---|---|---|---|---|
0x60100000 | RO
RO
|
[31:8]
[7:4]
|
0x524547
0x0
|
Identifier "REG"
Revision 0
|
0x60100004 | RO | [31:0] | User Access | |
0x60100008 | RO | [31:0] | LVDS Match (ch 0-31) | |
0x6010000C | RO | [31:0] | LVDS Mismatch (ch 0-31) | |
0x60100010 | RO | [31:0] | Current Writer Address | |
0x60100014 | RO
RO
|
[31:30]
[29:28]
|
0x0
|
Write Buffer Selection
Zero Padding
|
0x60100018 | RO
RO
|
[31]
[30:28]
|
Capture Sequencer Done
Zero Padding
|
0x601xxxxx Capture Control/Address Gen. (Read/Write Data)
Address | Type | Bits | Default Value | Capture Control / Address Gen. |
---|---|---|---|---|
0x60100100
0x60100104 |
RW
RW |
[31:0]
[31:0] |
0x18000000
0x19FF0000 |
Write Buffer 0 Base
Write Buffer 0 End Pattern |
0x60100108
0x6010010C |
RW
RW |
[31:0]
[31:0] |
0x1A000000
0x1BFF0000 |
Write Buffer 1 Base
Write Buffer 1 End Pattern |
0x60100110
0x60100114 |
RW
RW |
[31:0]
[31:0] |
0x1C000000
0x1DFF0000 |
Write Buffer 2 Base
Write Buffer 2 End Pattern |
0x60100118
0x6010011C |
RW
RW |
[31:0]
[31:0] |
0x1E000000
0x1FFF0000 |
Write Buffer 3 Base
Write Buffer 3 End Pattern |
0x60100120 | RW | [31:0] | 0x00000080 | Column Increment |
0x60100124 | RW | [31:0] | 0x00000080 | Row Increment |
0x60100128 | RW | [11:0] | 0x0000007E | Column Burst Count |
0x6010012C | RW
RW
|
[31:24]
[21]
|
0xFC
0x1
|
Write Address Strobe
RCN Clip Overflow
|
0x60100130 | RW | [11:0] | 0xA95 | LVDS Training Pattern |
0x60100134 | RW
RW
|
[18:16]
[10:8]
|
0x07
0x07
|
Active Data Mask
Capture Data Mask
|
0x60100138 | RW
RW
|
[23:16]
[8]
|
0x00
0x0
|
LED Override Mask (0-7)
Done LED Value
|
0x6010013C | RW
RW
|
[28]
[27]
|
0x0
0x0
|
Button Down Override Enable
Button Up Override Enable
|