User: Intracube
From apertus wiki
1 Tests
2 Standard image thumb
3 Auto_images template
4 CMOSIS CMV12000 registers
Refer to [datasheet_cmv12000_v2.6.pdf] for details.
| Register name | Address | Value | Description | Note |
|---|---|---|---|---|
| 0 | 0 | DNC | ||
| Number_lines_tot | 1 | 3072 | The value in this register defines the total number of lines read out by the sensor (min=1, max=3072) | |
| Y_start_1 | 2 | 0 | The value in this register defines the start address of the first window in Y (min=0, max=3071) | |
| Y_start_2 | 3 | 0 | The value in this register defines the start address of the second window in Y (min=0, max=3071) | |
| Y_start_3 | 4 | 0 | The value in this register defines the start address of the third window in Y (min=0, max=3071) | |
| Y_start_4 | 5 | 0 | The value in this register defines the start address of the fourth window in Y (min=0, max=3071) | |
| Y_start_5 | 6 | 0 | The value in this register defines the start address of the fifth window in Y (min=0, max=3071) | |
| Y_start_6 | 7 | 0 | The value in this register defines the start address of the sixth window in Y (min=0, max=3071) | |
| Y_start_7 | 8 | 0 | The value in this register defines the start address of the seventh window in Y (min=0, max=3071) | |
| Y_start_8 | 9 | 0 | The value in this register defines the start address of the eighth window in Y (min=0, max=3071) | |
| Y_start_9 | 10 | 0 | The value in this register defines the start address of the 9th window in Y (min=0, max=3071) | |
| Y_start_10 | 11 | 0 | The value in this register defines the start address of the 10th window in Y (min=0, max=3071) | |
| Y_start_11 | 12 | 0 | The value in this register defines the start address of the 11th window in Y (min=0, max=3071) | |
| Y_start_12 | 13 | 0 | The value in this register defines the start address of the 12th window in Y (min=0, max=3071) | |
| Y_start_13 | 14 | 0 | The value in this register defines the start address of the 13th window in Y (min=0, max=3071) | |
| Y_start_14 | 15 | 0 | The value in this register defines the start address of the 14th window in Y (min=0, max=3071) | |
| Y_start_15 | 16 | 0 | The value in this register defines the start address of the 15th window in Y (min=0, max=3071) | |
| Y_start_16 | 17 | 0 | The value in this register defines the start address of the 16th window in Y (min=0, max=3071) | |
| Y_start_17 | 18 | 0 | The value in this register defines the start address of the 17th window in Y (min=0, max=3071) | |
| Y_start_18 | 19 | 0 | The value in this register defines the start address of the 18th window in Y (min=0, max=3071) | |
| Y_start_19 | 20 | 0 | The value in this register defines the start address of the 19th window in Y (min=0, max=3071) | |
| Y_start_20 | 21 | 0 | The value in this register defines the start address of the 20th window in Y (min=0, max=3071) | |
| Y_start_21 | 22 | 0 | The value in this register defines the start address of the 21st window in Y (min=0, max=3071) | |
| Y_start_22 | 23 | 0 | The value in this register defines the start address of the 22nd window in Y (min=0, max=3071) | |
| Y_start_23 | 24 | 0 | The value in this register defines the start address of the 23rd window in Y (min=0, max=3071) | |
| Y_start_24 | 25 | 0 | The value in this register defines the start address of the 24th window in Y (min=0, max=3071) | |
| Y_start_25 | 26 | 0 | The value in this register defines the start address of the 25th window in Y (min=0, max=3071) | |
| Y_start_26 | 27 | 0 | The value in this register defines the start address of the 26th window in Y (min=0, max=3071) | |
| Y_start_27 | 28 | 0 | The value in this register defines the start address of the 27th window in Y (min=0, max=3071) | |
| Y_start_28 | 29 | 0 | The value in this register defines the start address of the 28th window in Y (min=0, max=3071) | |
| Y_start_29 | 30 | 0 | The value in this register defines the start address of the 29th window in Y (min=0, max=3071) | |
| Y_start_30 | 31 | 0 | The value in this register defines the start address of the 30th window in Y (min=0, max=3071) | |
| Y_start_31 | 32 | 0 | The value in this register defines the start address of the 31st window in Y (min=0, max=3071) | |
| Y_start_32 | 33 | 0 | The value in this register defines the start address of the 32nd window in Y (min=0, max=3071) | |
| Y_size_1 | 34 | 0 | The value in this register defines the number of lines of the first window (min=1, max=3072) | |
| Y_size_2 | 35 | 0 | The value in this register defines the number of lines of the second window (min=1, max=3072) | |
| Y_size_3 | 36 | 0 | The value in this register defines the number of lines of the third window (min=1, max=3072) | |
| Y_size_4 | 37 | 0 | The value in this register defines the number of lines of the fourth window (min=1, max=3072) | |
| Y_size_5 | 38 | 0 | The value in this register defines the number of lines of the fifth window (min=1, max=3072) | |
| Y_size_6 | 39 | 0 | The value in this register defines the number of lines of the sixth window (min=1, max=3072) | |
| Y_size_7 | 40 | 0 | The value in this register defines the number of lines of the seventh window (min=1, max=3072) | |
| Y_size_8 | 41 | 0 | The value in this register defines the number of lines of the eighth window (min=1, max=3072) | |
| Y_size_9 | 42 | 0 | The value in this register defines the number of lines of the 9th window (min=1, max=3072) | |
| Y_size_10 | 43 | 0 | The value in this register defines the number of lines of the 10th window (min=1, max=3072) | |
| Y_size_11 | 44 | 0 | The value in this register defines the number of lines of the 11th window (min=1, max=3072) | |
| Y_size_12 | 45 | 0 | The value in this register defines the number of lines of the 12th window (min=1, max=3072) | |
| Y_size_13 | 46 | 0 | The value in this register defines the number of lines of the 13th window (min=1, max=3072) | |
| Y_size_14 | 47 | 0 | The value in this register defines the number of lines of the 14th window (min=1, max=3072) | |
| Y_size_15 | 48 | 0 | The value in this register defines the number of lines of the 15th window (min=1, max=3072) | |
| Y_size_16 | 49 | 0 | The value in this register defines the number of lines of the 16th window (min=1, max=3072) | |
| Y_size_17 | 50 | 0 | The value in this register defines the number of lines of the 17th window (min=1, max=3072) | |
| Y_size_18 | 51 | 0 | The value in this register defines the number of lines of the 18th window (min=1, max=3072) | |
| Y_size_19 | 52 | 0 | The value in this register defines the number of lines of the 19th window (min=1, max=3072) | |
| Y_size_20 | 53 | 0 | The value in this register defines the number of lines of the 20th window (min=1, max=3072) | |
| Y_size_21 | 54 | 0 | The value in this register defines the number of lines of the 21st window (min=1, max=3072) | |
| Y_size_22 | 55 | 0 | The value in this register defines the number of lines of the 22nd window (min=1, max=3072) | |
| Y_size_23 | 56 | 0 | The value in this register defines the number of lines of the 23rd window (min=1, max=3072) | |
| Y_size_24 | 57 | 0 | The value in this register defines the number of lines of the 24th window (min=1, max=3072) | |
| Y_size_25 | 58 | 0 | The value in this register defines the number of lines of the 25th window (min=1, max=3072) | |
| Y_size_26 | 59 | 0 | The value in this register defines the number of lines of the 26th window (min=1, max=3072) | |
| Y_size_27 | 60 | 0 | The value in this register defines the number of lines of the 27th window (min=1, max=3072) | |
| Y_size_28 | 61 | 0 | The value in this register defines the number of lines of the 28th window (min=1, max=3072) | |
| Y_size_29 | 62 | 0 | The value in this register defines the number of lines of the 29th window (min=1, max=3072) | |
| Y_size_30 | 63 | 0 | The value in this register defines the number of lines of the 30th window (min=1, max=3072) | |
| Y_size_31 | 64 | 0 | The value in this register defines the number of lines of the 31st window (min=1, max=3072) | |
| Y_size_32 | 65 | 0 | The value in this register defines the number of lines of the 32nd window (min=1, max=3072) | |
| Sub_offset | 66 | 0 | Value should be (number_of_lines_to_skip +1) /2 | |
| Sub_step | 67 | 1 | Value should be (number_of_lines_to_skip +1) | |
| Color | 68[0] | 1 | 0: color sensor is used , 1: monochrome sensor is used | |
| Sub_en | 68[1] | 0 | ||
| Bin_en | 68[2] | 0 | ||
| Color_exp | 68[3] | 1 | 0: color sensor is used , 1: monochrome sensor is used | |
| Image_flipping | 69[1:0] | 0 | 0: No image flipping, 1: Image flipping in X, 2: Image flipping in Y (recommended), 3: Image flipping in X and Y | Set to 2 |
| Exp_ext | 70[0] | 0 | 0: Exposure time is defined by the value uploaded in the sequencer register (71-72), 1: Exposure time is defined by the pulses applied to the T_EXP1 and FRAME_REQ pins | |
| Exp_dual | 70[1] | 0 | 0: interleaved exposure mode disabled, 1: interleaved exposure mode enabled | |
| Exp_time | 71-72[7:0] | 1536 | When the Exp_ext register is set to ‘0’, the value in this register defines the exposure time according to the formula in section 5.2. When the Exp_dual register is set to ‘1’, the value in this register defines the exposure time for the even columns according to the formula in section 5.2 | |
| Exp_time2 | 73-74[7:0] | 1536 | When the Exp_dual register is set to ‘1’, the value in this register defines the exposure time for the odd columns according to the formula in section 5.2 | |
| Exp_kp1 | 75-76[7:0] | 0 | The value in this register defines the exposure time from kneepoint 1 to the end of total exposure time. See the formula in section 5.2 | |
| Exp_kp2 | 77-78[7:0] | 0 | The value in this register defines the exposure time from kneepoint 2 to the end of total exposure time. See the formula in section 5.2 | |
| Number_slopes | 79[1:0] | 1 | The value in this register defines the number of slopes (min=1, max=3) | |
| Number_frames | 80 | 1 | The value in this register defines the number of frames grabbed and sent by the image sensor in internal exposure mode (min =1, max = 65535) | |
| Output_mode | 81[4:0] | 0 | 0: 32 outputs used on each side, 1: 16 outputs used on each side, 3: 8 outputs used on each side, 7: 4 outputs used on each side, 15: 2 outputs used on each side, 31: 1 output used on each side | |
| Disable_top | 81[5] | 0 | Set to 0 if using two sided read-out (top and bottom). Set to 1 to use only the bottom LVDS outputs (32 outputs or less)*. | |
| Setting_1 | 82 | 5682 | * | |
| Setting_2 | 83 | 5893 | * | |
| Setting_3 | 84 | 130 | * | |
| Setting_4 | 85 | 130 | * | |
| Setting_5 | 86 | 130 | * | |
| Offset_bot | 87[11:0] | 780 | The value in this register defines the dark level offset applied to the bottom output signal (min = 0, max = 4095). 1824: 12 bits per pixel, 533: 10 bits per pixel, 600: 8 bits per pixel. The optimal setting can differ per device. | |
| Offset_top | 88[11:0] | 780 | The value in this register defines the dark level offset applied to the top output signal (min = 0, max = 4095). 1820: 12 bits per pixel, 533: 10 bits per pixel, 600: 8 bits per pixel. The optimal setting can differ per device. | |
| Black_col_en | 89[15] | 0 | 0: disable, 1: enable | |
| Training_pattern | 89[11:0] | 85 | The 12 bits of this 12-bit word are sent in 12-bit mode. In 10-bit mode the 10 LSBs are sent. In 8-bit mode, the 8 LSBs are sent. | |
| Channel_en_bot | 90-91 | All ‘1’ | Bit 0-31 enable/disable the bottom data output channels. 0: disabled, 1: enabled | |
| Channel_en_top | 92-93 | All ’1’ | Bit 0-31 enable/disable the top data output channels. 0: disabled, 1: enabled | |
| Channel_en | 94[2:0] | All ’1’ | Bit 0 enables/disables the output clock channel. Bit 1 enables/disables the control channel, Bit 2 enables/disables the input clock channel. 0: disabled, 1: enabled | |
| ADC_clk_en_bot | 95 | 65535 | ||
| ADC_clk_en_top | 96 | 65535 | ||
| 97 | 0 | FV | ||
| 98 | 34952 | * | ||
| 99 | 34952 | FV | ||
| 100 | 0 | DNC | ||
| 101 | 0 | DNC | ||
| 102 | 8256 | Set to 8312 | ||
| 103 | 4032 | FV | ||
| 104 | 64 | FV | ||
| 105 | 8256 | FV | ||
| Vtfl2 | 106[6:0] | 64 | The value in this register defines the Vtfl2 voltage (DAC setting). Bit [6]: Enable/Disable. Bits [5:0]: Vtfl2 voltage level | |
| Vtfl3 | 106[13:7] | 64 | The value in this register defines the Vtfl3 voltage (DAC setting). Bit [13]: Enable/Disable. Bits [12:7]: Vtfl3 voltage level | |
| 107 | 12384 | Set to 10326 | ||
| 108 | 12384 | Set to 12381 | ||
| 109 | 12384 | * | ||
| 110 | 12384 | FV | ||
| 111 | 34952 | FV | ||
| 112 | 0 | Set to 5 | ||
| Setting_6 | 113 | 778 | * | |
| Setting_7 | 114 | 95 | * | |
| PGA_gain | 115[2:0] | 0 | 0: unity gain, 1: x2 gain, 3: x3 gain, 7: x4 gain | |
| PGA_div | 115[3] | 0 | 1: divide signal by 3 | |
| ADC_range | 116[7:0] | 127 | Change the slope of the ramp used by the ADC. 205: 8 bit, 155: 10 bit, 255: 12 bit | ** |
| ADC_range_mult | 116[9:8] | 1 | Change the slope of the ramp used by the ADC. 1: 8 bit, 3: 10bit, 3: 12bit | ** |
| DIG_gain | 117[4:0] | 4 | Apply digital gain to signal. 1: 12 bit, 4: 10 bit, 6: 8 bit | ** |
| Bit_mode | 118[1:0] | 1 | 0: 12 bits per pixel, 1: 10 bits per pixel, 2: 8 bits per pixel | ** |
| 119 | 0 | DNC | ||
| 120 | 9 | DNC | ||
| 121 | 1 | FV | ||
| Test | 122[1:0] | 0 | 0: disable, 3: enable | DNC |
| 123 | 0 | |||
| 124 | 5 | Set to 15 | ||
| 125 | 2 | FV | ||
| 126 | 770 | DNC | ||
| Temp_sensor | 127 | 0 |
[datasheet_cmv12000_v2.6.pdf]
* see datasheet section 5.17 for the value of these registers
** see datasheet section 5.14 for the value of these registers
DNC = Do not change. These registers should never be written. They are fixed and should remain unchanged.
FV = Fixed value. These registers have a fixed value which might be updated in future revisions.
'Set to...' = Recommended defaults?
Data © 2013 CMOSIS NV