FPGA based Bidirectional Packet Protocol

From apertus wiki
Jump to: navigation, search

Project Summary

Under GSOC 2020 framework I am working on FPGA based bidirectional packet protocol design. The main aim of the project is to design a packet based bidirectional protocol over single LVDS link that can fully utilize the available band width based on priority based task scheduling.