FPGA based Bidirectional Packet Protocol

From apertus wiki
Jump to: navigation, search

1 Project Summary

Under GSOC 2020 framework I am working on FPGA based bidirectional packet protocol design. The main aim of the project is to design a packet based bidirectional protocol over single LVDS link that can fully utilize the available band width based on priority based task scheduling. This will enable ZYNQ system to directly control peripherals of interface extender MACHXO2 over single LVDS link.

Google Summer of code 2020 Project

Mentors : Herbert Poetzl, Rahul Vyas

Implemented by: Apoorva Arora

2 Important links

- Project Proposal[1]

- Phase I report[2]

- Code base[3]