Difference between revisions of "AXIOM Micro"

From apertus wiki
Jump to: navigation, search
(13 intermediate revisions by 3 users not shown)
Line 1: Line 1:
===Introduction===
__NOTOC__


Whilst [[AXIOM Beta]] was being showcased at Chaos Communication Congress 2017, two bright developers from Germany became interested in the camera and decided to lay the foundations for a less costly version of the camera (specifically by using a low end image sensor) to create an entry-level platform for software development purposes.
Whilst [[AXIOM Beta]] was being showcased at Chaos Communication Congress 2017, two bright developers from Germany became interested in the camera and decided to lay the foundations for a less costly (specifically by using a low-end image sensor), entry-level platform for software development purposes.




[[File:AXIOM Micro 02 1080.jpg   | 1150px |]]
[[File:00-ABP-001 AXIOM Micro V0.1 R1.0.px1150m.jpg | 1150px |]]




''"While developing code for the AXIOM Beta, we wanted to have an inexpensive, working development platform. This lead to the creation of the AXIOM Micro, which uses an FPGA SoC of the same family (Xilinx Zynq) but is implemented using much lower costing components. Naturally, with a budget image sensor, and when compared with the Micro's inspiration (AXIOM Beta), overall image quality is greatly reduced, however, AXIOM Micro isn't intended for film-making and photography but, rather, for exploring and expanding on ideas and concepts regarding software or hardware that could, ultimately, be implemented into AXIOM Beta Firmare etc."'' - vup & anuejn.
''"AXIOM Micro uses a Xilinx Zynq FPGA SoC but this has been implemented using low-cost components. Naturally, with a budget image sensor, and when compared with the Micro's inspiration ([[AXIOM Beta]]), overall image quality is greatly reduced, however, the camera isn't intended for film-making and photography, rather, for exploring and expanding on ideas and concepts related to software or hardware that could, ultimately, be implemented into AXIOM Beta Firmare etc."'' - vup & anuejn.


To reduce work, most parts of the AXIOM Beta's [https://wiki.apertus.org/index.php/AXIOM_Beta/Manual#Firmware software] should be used. Only the bitstream should be a custom development as this doesn't have to be up-streamed.
To reduce work, most parts of the AXIOM Beta's [https://wiki.apertus.org/index.php/AXIOM_Beta/Manual#Firmware software] should be used. Only the bitstream should be a custom development as this doesn't have to be up-streamed.


* [https://github.com/axiom-micro GutHub] repositories.
* [https://github.com/search?q=topic%3Aaxiom-micro+org%3Aapertus-open-source-cinema&type=Repositories GutHub] repositories.
 
 
 


===Features===
===Features===
Line 18: Line 21:
* Less than 150€ BOM cost (see https://octopart.com/bom-tool/HYQ6fs35).
* Less than 150€ BOM cost (see https://octopart.com/bom-tool/HYQ6fs35).


'''Planned changes/features for V3 hardware (currently in development):'''
* swappable image sensor
* ECP5 as routing FPGA, that has 5G transceivers that could (and are planned) to be used to implement USB 3.1 data transfer
* reduced functionality (no plugin modules) available without the zturn lite (the ZYNQ FPGA board) connected, so that the AXIOM Micro can be used as USB 3 webcam


===Technical Specifications===
===Technical Specifications===
Line 56: Line 64:
To develop the PCBs, simply clone [https://github.com/axiom-micro/mainboard this] repository with:
To develop the PCBs, simply clone [https://github.com/axiom-micro/mainboard this] repository with:


   git clone --recursive https://gitlab.com/anuejn/axiom-micro-hardware
   git clone --recursive https://github.com/axiom-micro/mainboard




Line 62: Line 70:
Then use Kicad to edit the schematics and PCB.
Then use Kicad to edit the schematics and PCB.


'''Warning:''' This Project uses submodules. when you clone without <code>--recursive</code> Kicad wont find some libraries!
'''Warning:''' This Project uses submodules. When you clone without <code>--recursive</code> Kicad won't find some libraries!





Revision as of 12:02, 19 October 2020


Whilst AXIOM Beta was being showcased at Chaos Communication Congress 2017, two bright developers from Germany became interested in the camera and decided to lay the foundations for a less costly (specifically by using a low-end image sensor), entry-level platform for software development purposes.


00-ABP-001 AXIOM Micro V0.1 R1.0.px1150m.jpg


"AXIOM Micro uses a Xilinx Zynq FPGA SoC but this has been implemented using low-cost components. Naturally, with a budget image sensor, and when compared with the Micro's inspiration (AXIOM Beta), overall image quality is greatly reduced, however, the camera isn't intended for film-making and photography, rather, for exploring and expanding on ideas and concepts related to software or hardware that could, ultimately, be implemented into AXIOM Beta Firmare etc." - vup & anuejn.

To reduce work, most parts of the AXIOM Beta's software should be used. Only the bitstream should be a custom development as this doesn't have to be up-streamed.



1 Features


Planned changes/features for V3 hardware (currently in development):

  • swappable image sensor
  • ECP5 as routing FPGA, that has 5G transceivers that could (and are planned) to be used to implement USB 3.1 data transfer
  • reduced functionality (no plugin modules) available without the zturn lite (the ZYNQ FPGA board) connected, so that the AXIOM Micro can be used as USB 3 webcam

2 Technical Specifications

2.1 Image Sensor

  • Non-replacable 1/3" Image Sensor.
  • 2.2 × 2.2 µm Pixel size.
  • 12 F-Stops Dynamic range.
  • ~40dB SNR.
  • 2304 × 1296 pixel resolution.
    • Full HD video with image stabilisation is possible!
    • 60fps theoretical sensor limit.
  • 12 bit RAW output.

2.2 Image Processing

  • Zynq 7010 FPGA for image processing and controlling tasks.
  • Onboard motion sensor.
  • Onboard 4GB eMMC for firmware - the SD card slot could be used for recording.
  • USB 2.0 OTG & Gigabit Ethernet.


3 Camera Structure

The AXIOM Micro uses a similar mechanical concept as the AXIOM Beta - An of the shelf FPGA development board is stacked on top of custom boards. However, the AXIOM Micro only uses one board to handle the camera's power management, image sensor interfacing and for holding the plugin modules.

It also employs the same lens-mount mounting system as the Beta (E-Mount). This allows you to use the same lens mount adapter. Some lens-mounts need thick disks to be positioned between the lens-mount and a lens-mount adapter in order to achieve the correct flange distance. For example, the micro-four-thirds mount needs to be combined with the 5mm shim.

The current enclosure design for AXIOM Micro allows access to the PCB and mainly consists of cnc milled sheets of acrylic glass for the front and back side and spacers. It allows for mounting on two 15mm rig type rails.

CAD files can be downloaded here.

4 Development

To develop the PCBs, simply clone this repository with:

 git clone --recursive https://github.com/axiom-micro/mainboard


Then use Kicad to edit the schematics and PCB.

Warning: This Project uses submodules. When you clone without --recursive Kicad won't find some libraries!